首页> 中文期刊> 《现代电子技术》 >用于以太网物理层时钟同步PLL的VCO设计

用于以太网物理层时钟同步PLL的VCO设计

         

摘要

研究了一种基于以太网物理层时钟同步的高带宽低噪声压控振荡器(VCO),该VCO采用交叉耦合的电流饥饿型环形振荡器,通过级联11级环路电路和改善其控制电压变换电路,优化了VCO的输出频率范围以及降低了输出时钟的相位噪声,完全满足以太网物理层芯片时钟电路的性能指标.基于TSMC 3.3 V 0.25μm CMOS工艺的仿真结果表明,中心频率为250 MHz时,压控增益为300 MHz/V,其线性区覆盖范围是60~480 MHz,在偏离中心频率600 kHz处的相位噪声为-108 dBc.%A wide-bandwidth low-noise voltage-controlled oscillator (VCO) based on the clock synchronization for Ethernet physical layer is studied.A cross-coupled current-hungry type ring oscillator is adopted by VCO.Through cascading 11-stage loop circuit and improving its control voltage converter circuit, the range of VCO output frequency is optimized, the phase noise of output clock is reduced, and the performance index of Ethernet physical layer chip clock circuit is met completely.The results of simulation based on TSMC 3.3 V 0.25 μm CMOS technology show that the voltage-controlled gain is 300 MHz/V at the center frequency of 250 MHz, the range of its linear region coverage is 60-480 MHz, and the phase noise is -108 dBc at the off-center frequency of 600 kHz.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号