首页> 中文期刊>计算机工程与科学 >存储系统中的芯片纠错算法研究与设计

存储系统中的芯片纠错算法研究与设计

     

摘要

Memory is an important part of computer systems, and it is self-evident that the accuracy of information access has meaningful effect upon the entire system. As computer applications are widely used, memory error detection and correction is an effective means to improve the reliability of storage system. The storage system can recover correct data through ECC (Error Correcting Code) when errors occur in memory. This paper introduced some ECC algorithms used in the current computer storage systems, and analyzed the limitations of these algorithms. To cover these shortages, we proposed a chip-error correcting code based on the Bossen's 2-redundant b-adjacent error coding, gave the process of coding and error correction coding of this algorithm, and then used the language of verilog HDL to do the logic design. The simulation results show that the algorithm can effectively correct all single-byte errors, and can detect most of the multiple-byte errors.%存储器是计算机系统的重要组成部分,其信息存取的正确性对整个系统至关重要.随着计算机应用的广泛和深入,人们对系统可靠性的要求越来越高,存储器错误的检测和纠正是提高存储系统可靠性的一种有效手段.当存储器出现错误时,存储系统能够依靠纠错编码ECC来恢复出正确的数据.介绍了当前计算机存储系统所使用的几种纠错编码算法,并分析了这些算法的局限性.针对这些不足,提出了基于Bossen的2冗余b邻接错纠错码的芯片纠错编码算法,并给出了该算法的编码方法和错误译码过程,然后用Verilog HDL语言对算法进行了实现.模拟结果表明,本算法可以有效地纠正所有单字节错,并能检测大部分的多字节错.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号