首页> 外文学位 >Acceleration of finite field arithmetic with an application to reverse engineering genetic networks.
【24h】

Acceleration of finite field arithmetic with an application to reverse engineering genetic networks.

机译:有限域算术加速及其在逆向工程遗传网络中的应用。

获取原文
获取原文并翻译 | 示例

摘要

Finite field arithmetic plays an important role in a wide range of applications. This research is originally motivated by an application of computational biology where genetic networks are modeled by means of finite fields. Nonetheless, this work has application in various research fields including digital signal processing, error correcting codes, Reed-Solomon encoders/decoders, elliptic curve cryptosystems, or computational and algorithmic aspects of commutative algebra. We present a set of efficient algorithms for finite field arithmetic over GF(2m), which are implemented on a High Performance Reconfigurable Computing platform. In this way, we deliver new and efficient designs on Field Programmable Gate Arrays (FPGA) for accelerating finite field arithmetic. Among the arithmetic operations, the most frequently used and time consuming operation is multiplication. We have designed a fast and space-saving multiplier, which has been used for creating other efficient architectures for inversion and exponentiation which have in turn been used for developing a new and efficient architecture for finite field interpolation. Here, the bit-level representation of the elements in GF(2m and some special structures in the formulation of multiplication and inversion algorithms, have been exploited in order to use efficiently the FPGAs resources. Furthermore, we have also proposed a novel approach for multiplication over finite fields GF(pm), with p≠ 2, where the computational complexity is reduced from O( n2) to O(n log n).
机译:有限域算术在广泛的应用中起着重要作用。这项研究最初是由计算生物学的应用推动的,在该领域中,通过有限域对遗传网络进行建模。尽管如此,这项工作仍可用于各种研究领域,包括数字信号处理,纠错码,里德-所罗门编码器/解码器,椭圆曲线密码系统或交换代数的计算和算法方面。我们提出了一组在GF(2m)上用于有限域算术的有效算法,这些算法在高性能可重构计算平台上实现。通过这种方式,我们在现场可编程门阵列(FPGA)上提供了新的高效设计,以加速有限现场算术。在算术运算中,最常用且耗时的运算是乘法。我们设计了一种快速且节省空间的乘法器,该乘法器已用于创建用于求逆和求幂的其他有效架构,而这些反过来又被用于开发有限域插值的新型高效架构。在这里,为了有效利用FPGA资源,利用了GF(2m)中元素的位级表示以及乘法和求逆算法公式中的一些特殊结构,此外,我们还提出了一种新颖的乘法方法在p(≠2)的有限域GF(pm)上,计算复杂度从O(n2)降低到O(n log n)。

著录项

  • 作者

    Ferrer Moreno, Edgar.;

  • 作者单位

    University of Puerto Rico, Mayaguez (Puerto Rico).;

  • 授予单位 University of Puerto Rico, Mayaguez (Puerto Rico).;
  • 学科 Computer Science.
  • 学位 Ph.D.
  • 年度 2008
  • 页码 120 p.
  • 总页数 120
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号