首页> 外文学位 >Network-augmented Evolvable Reconfigurable Architectures: A Novel Platform for Evolvable Hardware
【24h】

Network-augmented Evolvable Reconfigurable Architectures: A Novel Platform for Evolvable Hardware

机译:网络增强的可扩展可重构体系结构:可扩展硬件的新型平台

获取原文
获取原文并翻译 | 示例

摘要

The research presented in this thesis focuses on Evolvable Hardware, a circuit design technique that relies on biologically-inspired algorithms and reconfigurable hardware to realize innovative designs. Circuits evolved with these methodologies can adapt to highly dynamic environments and are able to reconfigure themselves around faults which would permanently disable canonically-designed hardware. Furthermore, the evolutionary algorithms employed often produce hardware which a conventional, human-driven, design flow would have excluded a priori. These unconventional circuits have, in some cases, resulted in lower power consumption and higher performance with respect to their conventional counterparts.;Recently introduced platforms, directly coupling high-performance processing systems with reconfigurable logic, have considerably expanded the range of possibilities that can be attained by evolvable hardware. Exploiting one family of such platforms, a network-enabled evolvable hardware platform was developed.;Creating such a system invariably requires the development of several interconnected components, starting from the low-level architecture up to the network interconnections. The result is a novel and intuitive network-enhanced evolvable reconfigurable architecture, developed on an open-source Linux-based operating system. Aside from the network-related improvements, the platform also offers a radically different perspective into evolvable hardware, which enables effortless integration of new features and considerably reduces the effort required to create new evolvable hardware designs.;The evolutionary performance of the developed platform was evaluated on a widespread family of circuits, image filters. The development of this benchmark application enabled verification of the capabilities of the architecture as well as validation of the proposed network-based enhancements for evolvable hardware. In-depth testing, using a wide variety of different configurations, demonstrated the superior performance of the network-based evolvable hardware compared to that of conventional evolvable hardware architectures.
机译:本文提出的研究集中在可进化硬件上,这是一种电路设计技术,它依靠生物学启发的算法和可重构硬件来实现创新设计。用这些方法论发展的电路可以适应高度动态的环境,并能够针对故障进行自我重新配置,而这些故障将永久禁用规范设计的硬件。此外,所采用的进化算法通常会产生硬件,而传统的,人工驱动的设计流程会排除先验因素。在某些情况下,这些非常规电路导致了比传统电路更低的功耗和更高的性能。;最近引入的平台,将高性能处理系统与可重配置逻辑直接耦合在一起,大大扩展了可能的应用范围。通过可发展的硬件实现。利用一个这样的平台家族,开发了一种可网络化的可进化硬件平台。创建这样一个系统始终需要开发几个互连的组件,从低级架构到网络互连。结果是在基于Linux的开源操作系统上开发的新颖,直观的,网络增强的,可演化的可重配置体系结构。除了与网络相关的改进外,该平台还对可演化的硬件提供了截然不同的观点,从而可以轻松集成新功能,并大大减少了创建新的可演化硬件设计所需的工作量。评估了已开发平台的演化性能在广泛的电路家族中,图像滤波器。该基准应用程序的开发使得能够验证体系结构的功能以及验证所提出的针对可演进硬件的基于网络的增强功能。使用各种不同配置进行的深入测试证明,与传统的可演化硬件体系结构相比,基于网络的可演化硬件具有优越的性能。

著录项

  • 作者

    Zevola, Luigi.;

  • 作者单位

    University of Illinois at Chicago.;

  • 授予单位 University of Illinois at Chicago.;
  • 学科 Electrical engineering.;Computer science.
  • 学位 M.S.
  • 年度 2017
  • 页码 303 p.
  • 总页数 303
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类 遥感技术;
  • 关键词

  • 入库时间 2022-08-17 11:54:26

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号