首页> 外文学位 >Multi-chip global free-space optical interconnections: Scaling, embedding, design, and implementation.
【24h】

Multi-chip global free-space optical interconnections: Scaling, embedding, design, and implementation.

机译:多芯片全球自由空间光互连:缩放,嵌入,设计和实现。

获取原文
获取原文并翻译 | 示例

摘要

A new free-space optical interconnection concept, based on 2-D arrays of vertical cavity surface emitting laser (VCSELs) and photodetectors integrated with CMOS integrated circuits, is developed. To motivate the architecture, a general class of macro-optical and micro-optical global free-space interconnection approaches is examined in terms of the bisection bandwidth of the interconnection fabric. The 3-D optical approaches are compared with each other and with those achievable within the conventional electrical packaging hierarchy (chip/multi-chip module/printed circuit board). The analysis shows that global macro-optical interconnection modules have several orders of magnitude benefit in power-volume product over global micro-optical and electrical interconnections for problems that have a bisection bandwidth of several Terabits/sec.; A general interconnection fabric, dubbed the “Two-bounce” architecture, is developed. It leverages the powerful scaling of macro-optical based interconnections, yet has the required space-variance to achieve arbitrary permutation interconnectivity. The approach is based on topological transformations of 3-D free-space optical modules. The architecture is derived from the Benes network. These transformations leverage the higher order shuffle interconnections achievable with global macro-optical interconnection approaches. The combination of global optical interconnections with local electronic switching elements in the Two-bounce implementation of the Benes network provide the minimum number of 2 x 2 switches (for rearrangeably nonblocking performance) and the minimum number of required global optical passes (2) through the module.; The basic global interconnection architecture is experimentally verified in a multi-lens reflective prototype that uses a fiber coupled base-plate to emulate smart pixel I/O placement. Registration in such optical interconnection modules is one of the most important factors and is often the most difficult to achieve due to its stringent requirement on distortion. A novel beam-steering concept is introduced which completely removes distortion from the multi-chip architecture in both on-axis and off-axis configurations and simplifies the design and packaging of multi-chip global optical interconnection modules. The hybrid concept is analyzed and validated through a series of experiments.; The results of this dissertation provide analytical and experimental validation of key elements of a new class of scalable optical interconnection fabrics that fully exploit emerging VCSEL-based smart pixel technology for future switching and parallel computing applications.
机译:基于垂直腔表面发射激光器(VCSEL)和集成有CMOS集成电路的光电探测器的二维阵列,提出了一种新的自由空间光学互连概念。为了激励该体系结构,根据互连结构的二等分带宽来研究一类通用的宏观光学和微观光学全局自由空间互连方法。将3-D光学方法相互比较,并与常规电气封装层次结构(芯片/多芯片模块/印刷电路板)中可实现的方法进行比较。分析表明,对于二等带宽为几兆兆比特/秒的问题,全局宏光学互连模块在功率产品中的收益要比全局微光学和电气互连好几个数量级。开发了一种通用的互连结构,称为“两次反弹”架构。它利用了基于宏光学的互连的强大缩放能力,但具有实现任意排列互连所需的空间差异。该方法基于3-D自由空间光学模块的拓扑转换。该体系结构源自Benes网络。这些转换充分利用了全局宏光学互连方法可以实现的更高级别的洗牌互连。在Benes网络的两次反弹实施中,将全局光互连与本地电子开关元件结合在一起,可提供最少2个x 2个开关(以实现可重排的无阻塞性能),以及所需的最少数量的全局光通过(2)模块。基本的全局互连体系结构已在多透镜反射原型中进行了实验验证,该原型使用光纤耦合底板来模拟智能像素I / O放置。在这种光学互连模块中的配准是最重要的因素之一,并且由于其对畸变的严格要求,通常是最难实现的。引入了一种新颖的光束控制概念,该构想可完全消除多轴架构在轴上和轴外配置中的失真,并简化了多芯片全​​局光学互连模块的设计和封装。通过一系列实验对混合概念进行了分析和验证。本文的结果为新型可伸缩光互连结构的关键要素提供了分析和实验验证,这些结构可充分利用新兴的基于VCSEL的智能像素技术来为未来的交换和并行计算应用提供支持。

著录项

  • 作者

    Christensen, Marc Peter.;

  • 作者单位

    George Mason University.;

  • 授予单位 George Mason University.;
  • 学科 Engineering Electronics and Electrical.
  • 学位 Ph.D.
  • 年度 2001
  • 页码 126 p.
  • 总页数 126
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类 无线电电子学、电信技术;
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号