首页> 外文会议>Ultrafast Phenomena in Semiconductors and Nanostructure Materials IX >Effect of circuital currents on the speed and efficiency of picosecond-range switching in a GaAs avalanche transistor
【24h】

Effect of circuital currents on the speed and efficiency of picosecond-range switching in a GaAs avalanche transistor

机译:电路电流对GaAs雪崩晶体管中皮秒级开关速度和效率的影响

获取原文
获取原文并翻译 | 示例

摘要

Ultrafast (picosecond range) switching of a GaAs-based BJT (bipolar junction transistor) in the avalanche mode has recently been demonstrated experimentally. It was found to be caused by the formation and spread of ultra-high amplitude multiple Gunn domains, which cause extremely powerful avalanching in the volume of the switching filaments. Unavoidable parasitic impedance of an external circuit limits the rate of avalanche carrier generation in the channels, however, which slows down the switching and increases the residual voltage across the switch. We present here the results of simulations which show that the switching transient can be significantly accelerated and the residual voltage reduced due to the supporting of a higher current density in the channels by the charge stored in the barrier capacitance of the non-switched part of the structure. The corresponding circuital currents are confined in low-inductance loops inside the structure and are not critically affected by the parameters of the external circuit. This provides very fast and effective reduction in the collector voltage, provided the parameters of the semiconductor layers and the geometry of the device are selected properly. Particularly significant in this process is the effect of circuital current saturation in the lightly doped collector region of the non-switched part of the transistor. The results of the simulations with the barrier capacitance included in the model are in excellent agreement with the experimental data.
机译:最近已通过实验证明了基于雪崩模式的基于GaAs的BJT(双极结晶体管)的超快(皮秒范围)切换。发现它是由超高​​振幅多个耿氏域的形成和扩散引起的,这导致开关灯丝的体积异常强大的雪崩。外部电路不可避免的寄生阻抗限制了通道中雪崩载流子的产生速率,但是,这会减慢开关速度并增加开关两端的残留电压。我们在这里给出的模拟结果表明,由于存储在晶体管非开关部分的势垒电容中的电荷在通道中支持了更高的电流密度,因此可以显着加速开关瞬变并降低残余电压。结构体。相应的电路电流被限制在结构内部的低电感环路中,并且不受外部电路参数的严重影响。只要正确选择半导体层的参数和器件的几何形状,就可以非常快速有效地降低集电极电压。在该过程中,特别重要的是在晶体管的非开关部分的轻掺杂集电极区域中电路电流饱和的影响。模型中包含的势垒电容的仿真结果与实验数据非常吻合。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号