A low-power DCT chip utilizing post-fabrication clock-timing adjustment with area reductions and adjustment speed enhancements

摘要

A new post-fabrication clock-timing adjustment method using a genetic algorithm (GA) has been proposed to improve the performance of sub-100 nm LSIs. In the new method, we propose a new technique for implementing post-fabrication clock-timing adjustment,