Circuit schematic generation and optimization in VLSI circuits

摘要

We present a novel methodology converting Boolean expressions into circuit schematic directly such that the number of transistors is minimized. Three algorithms are developed to help this conversion. Here the pull-up/pull-down complementary circuit and t