A Low-Power Buffered Tree Construction Algorithm Aware of Supply Voltage Variation

摘要

Power dissipation problem becomes a dominant factor in the state-of-the-art IC design. In this paper, we use accurate delay and power models to construct buffered routing trees with consideration of power optimization under timing constraints. Moreover, w