Finding the Best Compromise in Compiling Compound Loops to Verilog

摘要

We consider a special optimization problem involved with compiling compound loops (combining nested and consecutive sub-loops) with array references to Verilog. Each sub-loop of the compound loop may require a different optimized hardware configuration (O