首页> 外文会议>Proceedings of the 2017 IEEE Russia Section Young Researchers in Electrical and Electronic Engineering Conference >Analysis of simulation models for integrated semiconductor devices simulation with improved endurance to external conditions
【24h】

Analysis of simulation models for integrated semiconductor devices simulation with improved endurance to external conditions

机译:集成半导体器件仿真的仿真模型分析,提高了对外部条件的承受能力

获取原文
获取原文并翻译 | 示例

摘要

Integrated semiconductor devices with improved endurance to external conditions simulation methods using TCAD Synopsys were analyzed. Such effects as self-heating in lateral high voltage SOI-MOSFET, breakdown in low-voltage SOI n-MOSFET, charge trapping in oxides during SOI MOFSET irradiation and bipolar current gain calculation features were considered. Model features with the greatest impact on device simulation results were identified.
机译:分析了使用TCAD Synopsys改进了耐外部条件仿真方法的集成半导体器件。考虑了诸如横向高压SOI-MOSFET中的自发热,低压SOI n-MOSFET中的击穿,SOI MOFSET照射期间氧化物中的电荷俘获以及双极电流增益计算功能等影响。确定了对设备仿真结果影响最大的模型特征。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号