An Area-Efficient Asynchronous FPGA Architecture for Handshake-Component-Based Design

摘要

This paper presents an area-efficient FPGA architecture for handshake-component-based design. The handshake-component-based design is suitable for large-scale, complex asynchronous circuit because of its un-derstandability. However, conventional FPGA architecture for handshake-component-based design is not area-efficient because of its complex logic blocks. This paper proposes an area-efficient FPGA architecture that combines complex logic blocks (LBs) and simple LBs. Complex LBs implement handshake components that implement data path controller, and simple LBs implement handshake component that implement data path. The FPGA based on the proposed architecture is implemented in a 65nm process. Its evaluation results show that the proposed FPGA can implement asynchronous circuits efficiently.