【24h】

Efficient Macromodeling for On-Chip Interconnects

机译:片上互连的高效宏建模

获取原文
获取原文并翻译 | 示例

摘要

The improved T and improved ? Models are proposed for on-chip interconnect macromodeling. Using global approximations, simple approximation frames are derived and applied to modeling of on-chip distributed RC interconnects. The applications lead to equivalent circuit models for on-chip interconnects, which are represented by the improved T and improved ? models. By matching the first three moments of an open-ended interconnect, the improved ? model with AWE is consequently obtained, which retains the symmetric structure. The new models for distributed RC interconnects are independent of CMOS gates, and therefore can be directly incorporated into SPICE frames. Numerical experiments show that for current feature sizes, the improved T and improved ? modeling methods can be used to accurately evaluate on-chip interconnect effects, while the computational costs are comparable to the original T and original ? modeling. The presented macromodeling approaches are useful for quick simulation and layout optimization.
机译:改进的T和改进的?提出了用于片上互连宏模型的模型。使用全局近似,可以得出简单的近似帧并将其应用于片上分布式RC互连的建模。这些应用导致了片上互连的等效电路模型,以改进的T和改进的?为代表。楷模。通过匹配开放式互连的前三个时刻,改进了?因此,获得了具有AWE的模型,该模型保留了对称结构。分布式RC互连的新模型独立于CMOS门,因此可以直接合并到SPICE帧中。数值实验表明,对于当前特征尺寸,改进的T和改进的α。建模方法可用于准确评估片上互连效应,而计算成本可与原始T和原始?造型。提出的宏建模方法可用于快速仿真和布局优化。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号