首页> 外文会议>The Proceedings of 1989 International Conference on Circuits and Systems >AN EXAMPLE OF A NEW VLSI DESIGN STYLE BASED ON SYSTOLIC MACROCELLS:A HIGH SPEED SINGLE-CHIP TRANSVERSAL FILTER FOR SIGNAL PROCESSING APPLICATIONS
【24h】

AN EXAMPLE OF A NEW VLSI DESIGN STYLE BASED ON SYSTOLIC MACROCELLS:A HIGH SPEED SINGLE-CHIP TRANSVERSAL FILTER FOR SIGNAL PROCESSING APPLICATIONS

机译:一种基于微距宏单元的新型VLSI设计风格的例子:一种用于信号处理应用的高速单芯片横向滤波器

获取原文
获取原文并翻译 | 示例

摘要

This paper describes the VLSI design of a very high speed single-chip FIR filter for data with a limited number of bits.A new design style that allows easy design of high speed VLSI systems was used.This style is based on the extensive use of systolic arrays and it is.well suited to VLSI ystem realizations for digital signal processing(DSP)applications.This realization shows that high performance systems can be obtained with a systolic approach,using a few main building blocks called macrocells,systolic at the bit-level,of general use and easily interconnected.
机译:本文描述了一种非常高速的单芯片FIR滤波器的VLSI设计,该滤波器用于有限位数的数据。使用了一种新的设计风格,该设计可以轻松设计高速VLSI系统。脉动阵列,非常适合数字信号处理(DSP)应用的VLSI系统实现。该实现表明,采用脉动方法可以获得高性能系统,使用一些称为宏单元的主要构建模块,即位脉动。通用级别,易于互连。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号