【24h】

Pattern-based behavior synthesis for FPGA resource reduction

机译:基于模式的行为综合以减少FPGA资源

获取原文
获取原文并翻译 | 示例

摘要

Pattern-based synthesis has drawn wide interest from researchers who tried to utilize the regularity in applications for design optimizations. In this paper we present a general pattern-based behavior synthesis framework which can efficiently extract similar structures in programs. Our approach is very scalable in benefit of advanced pruning techniques that include locality sensitive hashing and characteristic vectors. The similarity of structures is captured by a mismatch-tolerant metric: graph edit distance. The edit distance between two graphs is the minimum number of vertex/edge insertion, deletion, substitution operations to transform one graph into the other. Graph edit distance can naturally handle various program variations such as bit-width variations, structure variations and port variations. In addition, we apply our pattern-based synthesis system to FPGA resource optimization with the observation that multiplexors are particularly expensive on FPGA platforms. Considering knowledge of discovered patterns, the resource binding step can intelligently generate the data-path to reduce interconnect costs. Experiments show our approach can, on average, reduce the total area by about 20% with 7% latency overhead on the Xilinx Virtex-4 FPGAs, compared to the traditional behavior synthesis flow>>> af++ US7831938B2 . 2010-11-09

机译:行为综​​合工具中的交互式界面资源分配

  • 4. Interactive interface resource allocation in a behavioral synthesis tool [P] . 外国专利: US2008077906A1 . 2008-03-27

    机译:行为综​​合工具中的交互式界面资源分配

  • 5. Interactive interface resource allocation in a behavioral synthesis tool [P] . 外国专利: US7302670B2 . 2007-11-27

    机译:行为综​​合工具中的交互式界面资源分配

  • 获取原文

    客服邮箱:kefu@zhangqiaokeyan.com

    京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
    • 客服微信

    • 服务号