首页> 外文会议>The Pacific Rim/International, Intersociety Electronic Packaging Technical/Business Conference amp; Exhibition Jul 8-13, 2001, Kauai, Hawaii >DETERMINING INTERFACIAL DELAMINATION PROPAGATION OF VIALUX~(TM) 81/COPPER INTERFACE IN MULTILAYERED SYSTEM-ON-PACKAGE (SOP) INTEGRATED SUBSTRATES
【24h】

DETERMINING INTERFACIAL DELAMINATION PROPAGATION OF VIALUX~(TM) 81/COPPER INTERFACE IN MULTILAYERED SYSTEM-ON-PACKAGE (SOP) INTEGRATED SUBSTRATES

机译:测定多层包装系统(SOP)集成基材中VIALUX〜(TM)81 /铜界面的界面分层扩散

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

Research on System-On-Package (SOP) integrated substrate is being pursued at the Packaging Research Center (PRC) of Georgia Tech. The integrated substrate contains embedded thin-film passive components in a multilayered substrate to achieve higher performance, lower cost, smaller size and lighter weight. However, as in all multilayered structures, SOP integrated substrate could have higher interfacial stresses and therefore could have interfacial delamination induced by material properties mismatch under thermal loading, if not carefully designed and fabricated. The objective of this study is to investigate the propagation behavior of a interfacial delamination between ViaLux~(TM) 81 photo-definable dry film (PDDF) and copper with numerical simulations and experiments. The energy release rate (ERR) of a multilayered SOP substrate is obtained from numerical simulations. The viscoelastic material properties of ViaLux~(TM) 81 PDDF are also taken into consideration in the simulations. To study the onset and propagation behavior of an interfacial delamination, the interfacial fracture toughness and crack propagation resistance R-curve are obtained by specially designed sandwich type double cantilever beam (DCB) specimens. The ERR from the analysis is compared with the interfacial tougnhess, and the results indicate that there is minimal delamination growth under the given thermal load conditions.
机译:佐治亚理工学院的包装研究中心(PRC)正在进行封装系统(SOP)集成基板的研究。集成基板在多层基板中包含嵌入式薄膜无源组件,以实现更高的性能,更低的成本,更小的尺寸和更轻的重量。但是,与所有多层结构一样,如果不仔细设计和制造,SOP集成基板可能具有较高的界面应力,因此可能会由于热负荷下材料性能不匹配而引起界面分层。这项研究的目的是通过数值模拟和实验研究ViaLux〜(TM)81可光界定的干膜(PDDF)与铜之间的界面分层的传播行为。多层SOP基板的能量释放速率(ERR)是通过数值模拟获得的。在仿真中还考虑了ViaLuxTM 81 PDDF的粘弹性材料特性。为了研究界面分层的发生和传播行为,通过特殊设计的夹心式双悬臂梁(DCB)标本获得了界面断裂韧性和抗裂纹扩展R曲线。将分析所得的ERR与界面粗糙度进行了比较,结果表明,在给定的热负荷条件下,分层的增长最小。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号