首页> 外文会议>IEEE International High Level Design Validation and Test Workshop >Constrained signal selection for post-silicon validation
【24h】

Constrained signal selection for post-silicon validation

机译:后硅验证的受限信号选择

获取原文

摘要

Limited signal observability is a major concern during post-silicon validation. On-chip trace buffers store a small number of signal states every cycle. Existing signal selection techniques are designed to select a set of signals based on the trace buffer width. In a real-life scenario, it is reasonable that a designer has determined some important signals that must be traced. In this paper, we study the constrained signal selection problem where a set of trace signals are already provided by the designer and the remaining signals have to be determined to improve overall restoration performance. Our experimental results using ISCAS'89 benchmarks demonstrate that up to 5% improvement can be obtained in restoration performance compared to existing approaches.
机译:有限的信号可观察性是硅后验证过程中的主要问题。 片上跟踪缓冲区每循环存储少量信号状态。 现有的信号选择技术被设计为基于跟踪缓冲宽度选择一组信号。 在真实生活场景中,设计师确定了必须追踪的一些重要信号是合理的。 在本文中,我们研究了设计者已经提供了一组跟踪信号的受约束信号选择问题,并且必须确定剩余信号以提高整体恢复性能。 我们使用ISCAS'89基准测试的实验结果表明,与现有方法相比,可以在恢复性能方面获得高达5%的改进。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号