Formal verification often means the proof of a formal relation between abstract specification models and concrete implementation models. For microprocessor designs, commutative diagrams derived from these models and relations have been very successful. In the context of communication modules, no such diagram exists. The generic network-on-chip model (GeNoC) has been recently proposed as a generic specification model to validate high-level descriptions of networks-on-chips. We report on work in progress towards the definition of a generic verification diagram based on GeNoC. We present a generic model for implementations. Following the GeNoC approach, our new model is generic in the sense that it characterizes a large family of designs and that the validation of a concrete implementation consists in proving it a valid instance of the generic model. In the paper, we detail the implementation of packet and circuit switching techniques. We report on other instances which support the generic character of our model.
展开▼
