首页> 外文会议>International Conference on Process Automation, Control and Computing >Hardware Implementation of SVD Based Colour Image Watermarking in Wavelet Domain
【24h】

Hardware Implementation of SVD Based Colour Image Watermarking in Wavelet Domain

机译:基于SVD的小波域的SVD彩色图像水印的硬件实现

获取原文

摘要

While it has become very easy to process and store digital images effectively, it has also paved way for ease in illegal production and redistribution. Watermarking is the best way to protect digital image against illegal recording and distribution. From the literature survey, it has been affirmed that the frequency domain techniques are more robust than spatial domain techniques. In this paper a singular value decomposition (SVD) based watermarking is executed in wavelet domain. This paper proposes the design and hardware implementation of a fast RGB to YUV converter by standard NTSC conversion and reconstruction formulae using optimal 2-D systolic arrays for matrix multiplication.The scheme have been implemented in Altera Cyclone II FPGA. The hardware implementation of 2D DWT decomposition and IDWT reconstruction were implemented in Xilinx xc3s1000-4fg320. Watermarks inserted in the lowest frequencies (LL subband) are resistant to certain group of attacks, and watermarks embedded in highest frequencies (HH subband) are resistant to another group of attacks. Embedding the same watermark in all 4 blocks, will make it extremely difficult to remove or destroy the watermark from all frequency subbands. The proposed algorithm is less resilient to geometric distortion including rotation, scaling and translation. The hardware implementation watermarking schemes has advantages over the software implementation in terms of high performance, and reliability. A hybrid SVD image watermarking in wavelet domain, will have more robustness.
机译:虽然它变得非常容易加工和存储数字图像,但它也铺设了易于非法生产和再分配的方式。水印是保护数字图像免受非法记录和分配的最佳方法。从文献调查中,已经确认频域技术比空间域技术更强大。在本文中,在小波域中执行基于奇异值分解(SVD)的水印。本文通过标准NTSC转换和重建公式提出了使用最优的2-D Systolic阵列进行矩阵乘法的FAST RGB对YUV转换器的设计和硬件实现。该方案已经在Altera Cyclone II FPGA中实现。在Xilinx XC3S1000-4FG320中实现了2D DWT分解和IDWT重建的硬件实现。插入在最低频率(LL子带)中的水印对某些攻击组具有抵抗力,并且嵌入在最高频率(HH子带)中的水印对另一组攻击进行抵抗。在所有4个块中嵌入相同的水印,将使从所有频率子带中移除或破坏水印非常困难。所提出的算法对包括旋转,缩放和翻译的几何失真具有较小的弹性。硬件实施水印方案在高性能和可靠性方面具有优于软件实现的优势。小波域中的混合SVD图像水印将具有更高的鲁棒性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号