A practical method for digitally calibrating gain error of integrated ADCs

摘要

A kind of practical method for digitally gain calibration of ADCs is proposed. The method is given in details as well as the architecture and circuit. The method has been successfully applied on a two-channel 8-bit time-interleaved ADC. Simulation shows that the gain of the 8-bit ADC can be adjusted with a step of 0.012dB and a full scale range of about 3dB. The measurement shows that the 8-bit ADC has a SNR of 37dB and 45dB before and after calibration, respectively.