首页> 外文会议>International Conference series on Parallel Computing >Pipeline Template for Streaming Applications on Heterogeneous Chips
【24h】

Pipeline Template for Streaming Applications on Heterogeneous Chips

机译:用于异构芯片的流媒体应用的管道模板

获取原文

摘要

We address the problem of providing support for executing single streaming applications implemented as a pipeline of stages that run on heterogeneous chips comprised of several cores and one on-chip GPU. In this paper, we mainly focus on the API that allows the user to specify the type of parallelism exploited by each pipeline stage running on the multicore CPU, the mapping of the pipeline stages to the devices (GPU or CPU), and the number of active threads. We use a real streaming application as a case of study to illustrate the experimental results that can be obtained with this API. With this example, we evaluate how the different parameter values affect the performance and energy efficiency of a heterogenous on-chip processor (Exynos 5 Octa) that has three different computational cores: a GPU, an ARM Cortex-A15 quad-core, and an ARM Cortex-A7 quad-core.
机译:我们解决了为执行作为在由几个核和一个片上GPU组成的异构芯片上运行的单级流筹码的单级流应用的支持问题。在本文中,我们主要关注API,允许用户指定由多核CPU上运行的每个流水线阶段利用的并行性类型,将管道阶段的映射到设备(GPU或CPU)和数量活动线程。我们使用真实的流媒体应用作为研究的案例,以说明可以用该API获得的实验结果。在这个例子中,我们评估不同的参数值如何影响具有三种不同计算核心的异片上处理器(Exynos 5 Octa)的性能和能量效率:GPU,ARM Cortex-A15四核,以及一个ARM Cortex-A7四核。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号