A NEW X86 CORE ARCHITECTURE FOR THE NEXT GENERATION OF COMPUTING

摘要

Two threads per core Branch mispredict improved Better branch prediction with 2 branches per BTB entry Large Op Cache.