首页> 外文会议>SPIE Conference on Adaptive Coded Aperture Imaging and Non-Imaging Sensors >A scalable multi-chip architecture to realise large format microshutter arrays for coded aperture applications
【24h】

A scalable multi-chip architecture to realise large format microshutter arrays for coded aperture applications

机译:可扩展的多芯片架构,用于实现用于编码光圈应用的大型格式MicroShutter阵列

获取原文
获取外文期刊封面目录资料

摘要

Coded aperture imaging has been used for astronomical applications for several years. Typical implementations used a fixed mask pattern and are designed to operate in the X-Ray or gamma ray bands. Recently applications have emerged in the visible and infra red bands for low cost lens-less imaging systems and system studies have shown that considerable advantages in image resolution may accrue from the use of multiple different images of the same scene — requiring a reconfigurable mask. Previously we reported on the realization of a 2x2cm single chip mask in the mid-IR based on polysilicon micro-opto-electro-mechanical systems (МОЕМ) technology and its integration with ASIC drive electronics using conventional wire bonding. The MOEMS architecture employs interference effects to modulate incident light - achieved by tuning a large array of asymmetric Fabry-Perot optical cavities via an applied voltage and uses a hysteretic row/column scheme for addressing. In this paper we present the latest transmission results in the mid-IR band (3-5μm) and report on progress in developing a scalable architecture based on a tiled approach using multiple 2 x 2cm MOEMS chips with associated control ASICs integrated using flip chip technology. Initial work has focused on a 2 x 2 tiled array as a stepping stone towards an 8 x 8 array.
机译:编码孔径成像已用于天文应用几年。典型的实施方式使用固定掩模图案,并且设计成在X射线或伽马射线带中操作。最近在低成本镜头的成像系统和系统研究中出现了可见的和红外线,并且系统研究表明,图像分辨率的相当大的优点可以从使用相同场景的多个不同图像的使用 - 需要可重新配置的掩模。此前,我们在基于多晶硅微光 - 机械系统(Моем)技术的MID-IR中的2x2cm单芯片掩模的实现及其与使用传统引线键合的ASIC驱动电子器件的集成。 MoEMS架构采用干扰效果来调制入射光 - 通过施加电压调谐大阵列不对称的法布里珀罗光学腔并使用滞后行/列方案来寻址。在本文中,我们提出了最新的传输结果在MID-IR频段(3-5μm)中,并在使用倒档的方法使用倒装芯片技术集成了相关的控制ASICs基于平铺的方法来开发可扩展架构的进展情况。初始工作集中在2 x 2瓷砖阵列上,作为踩踏石头,朝向8 x 8阵列。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号