首页> 外文会议>IEEE VLSI-TSA International Symposium on VLSI Design >Architecture design of MPEG-4 texture decoder supporting object-based video coding
【24h】

Architecture design of MPEG-4 texture decoder supporting object-based video coding

机译:基于对象的视频编码的MPEG-4纹理解码器建筑学设计

获取原文

摘要

Handling of the complexity which arises due the irregularity data nature for MPEG-4 object based video coding is an important issue in MPEG-4 texture decoder design. Another crucial issue is designing an efficient architecture to satisfy the resource sensitive nature of portable embedded video codec systems. This paper presents an architecture for texture decoding to address these two major issues. By adopting zero-skipping and zero index tables together, the throughput and power consumption are improved significantly. To avoid incurring extra hardware overhead, multiplication sharing and buffer sharing are also incorporated. The synthesized design can perform texture decoding of CIF@30FPS under 2.18 MHz. using UMC 0.18/spl mu/m 1P6M technology, the reported power consumption is 0.92 mW.
机译:处理MPEG-4基于对象的视频编码的不规则数据性质的复杂性是MPEG-4纹理解码器设计中的一个重要问题。另一个至关重要的问题是设计有效的架构,以满足便携式嵌入式视频编解码器系统的资源敏感性质。本文介绍了纹理解码的架构,以解决这两个主要问题。通过将零跳跃和零指数表一起采用在一起,吞吐量和功耗显着提高。为避免产生额外的硬件开销,还包含乘法共享和缓冲共享。合成设计可以在2.18 MHz下执行CIF @ 30fps的纹理解码。使用UMC 0.18 / SPL MU / M 1P6M技术,报告的功耗为0.92 MW。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号