Design and synthesis for timing error tolerance

摘要

Delay variation factors are often statistic in nature. Here, we review and compare three new design and re-synthesis techniques which can improve the yield of a design. The first one uses sizing algorithms for yield improvement in the presence of the process variation. Another technique adds triple module redundancy (TMR) like structure to tolerate delay variations. Finally, the last research uses fault correction to resolve design uncertainty issues.