首页> 外文会议>IEEE Region 10 International Conference on Electrical and Electronic Technology >Intelligent tutoring tool for digital logic design course (ITDiL)
【24h】

Intelligent tutoring tool for digital logic design course (ITDiL)

机译:数字逻辑设计课程智能辅导工具(ITDIL)

获取原文

摘要

This paper explains the development of an intelligent tutoring tool for digital logic design. The authors' objective is to design and implement a multimedia based computerized teaching aid that are based on self-directed learning (SDL) approach. SDL allows the students to practice on their design and explore in a new way of learning tutorial with various options in learning digital logic course. Years of experience in teaching this subject together with references book have been used as a guideline for designing this model to ensure the effective transfer of knowledge from teacher to student. As a pilot test, they try to guide the students on how to build Karnaugh map (K-map) from a truth table. Students are free to input any combination of output functions into their truth table. They can also obtained the simplified equation by doing K-map SOP minimization or K-map POS minimization. The groups obtained are shown during the process of K-map minimization.
机译:本文解释了数字逻辑设计智能辅导工具的发展。作者的目标是设计和实施基于自我指导学习(SDL)方法的基于多媒体的计算机化教学援助。 SDL允许学生以一种新的学习数字逻辑课程学习教程的新方法练习他们的设计和探索。多年的教学经验与参考书一起被用作设计该模型的指导准则,以确保从教师到学生的知识转移。作为试点测试,他们试图指导学生如何从真相表中建立Karnaugh地图(K-Map)。学生可以自由地将输出函数的任何组合输入到他们的真相表中。它们还可以通过执行K-MAP SOP最小化或k映射POS最小化来获得简化的等式。在K-MAP最小化过程中显示所获得的基团。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号