INTELLECTUAL PROPERTY (IP) CORES AND A LOGIC FAULT TEST SIMULATION ENVIRONMENT

摘要

The subject paper develops a low-level logic fault test simulation environment for embedded systems targeted specifically towards application-specific integrated circuits (ASICs) and intellectual property (IP) cores. The simulation architecture emulates a typical built-in self-testing (BIST) environment with automatic test pattern generator (ATPG) that sends its outputs to a circuit (core) under test (CUT) and the output streams from the CUT are fed into an output response analyzer (ORA). The paper describes in detail the test architecture environment, test application and fault injection including the application of the logic fault simulator. Results on simulation on some specific IP cores designed using combinations from ISCAS 85 combinational and ISCAS 89 sequential benchmark circuits are provided as well for appraisal.