首页> 外文会议>IEEE/IFIP International Symposium on Rapid System Prototyping >High-Level System Modeling for Rapid HW/SW Architecture Exploration
【24h】

High-Level System Modeling for Rapid HW/SW Architecture Exploration

机译:快速HW / SW架构勘探高级系统建模

获取原文

摘要

The increasing complexity of system-on-chip design - especially the software part of those systems - has stimulated much research work on design space exploration at the early stages of system development. In this paper we propose a new methodology for system modeling based on a specific UML profile. It defines a high design abstraction level for modeling and analyzing hardware resource sharing between system elements. Additionally, a SystemC-based simulator is developed in order to simulate modeled systems and evaluate their performance. Due to the high level of abstraction, the developed simulator enables fast exploration of design solutions. First promising results are presented and discussed over a mobile platform for the 3GPP LTE protocol stack.
机译:系统片上设计的复杂性越来越多 - 特别是这些系统的软件部分 - 在系统开发的早期阶段刺激了对设计空间探索的研究工作。在本文中,我们提出了一种基于特定UML配置文件的系统建模方法。它定义了一个高设计抽象级别,用于建模和分析系统元素之间的硬件资源共享。此外,开发了一种基于系统的模拟器,以便模拟建模系统并评估其性能。由于抽象水平高,开发的模拟器可以快速探索设计解决方案。在3GPP LTE协议栈的移动平台上呈现和讨论了第一个有希望的结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号