首页> 外文会议>International Symposium on Defect and Fault-Tolerance in VLSI Systems >A Low-Power Safety Mode for Variation Tolerant Systems-on-Chip
【24h】

A Low-Power Safety Mode for Variation Tolerant Systems-on-Chip

机译:片上变化系统的低功耗安全模式

获取原文

摘要

Process, voltage, and temperature (PVT) variations are difficult to manage in multi-core SoCs, as each core may have different voltage and reliability requirements. Indeed, common implementations of variation-tolerant techniques (e.g. dynamic voltage and frequency scaling) are ineffective in multi-core SoCs because of the large overheads they incur. In this work, we propose a simple low-power safety-mode system that adjusts each core's frequency independently to compensate for PVT variation at runtime. This module combines an on-chip sensor with a safety-mode lookup table to guarantee SoC functionality. The module is simulated in a four-core SoC framework, and allows the system to operate at a frequency corresponding to the average system temperature instead of the worst-case temperature. In the case presented, a room temperature system is capable of operating at an average frequency that is 2X that of the worst-case temperature requirements. The safety mode module consumes an average power of 0.56 μW and has a 3% area overhead.
机译:在多核SoC中难以管理过程,电压和温度(PVT)变化,因为每个核心可能具有不同的电压和可靠性要求。实际上,变异耐受技术的常见实施方式(例如,动态电压和频率缩放)在多核SoC中是无效的,因为它们产生的突起大。在这项工作中,我们提出了一种简单的低功耗安全模式系统,可以独立调整每个核心频率,以补偿运行时的PVT变化。该模块将片上传感器与安全模式查找表相结合,以保证SOC功能。该模块在四核SoC框架中模拟,并且允许系统以与平均系统温度相对应的频率操作而不是最坏情况温度。在呈现的情况下,室温系统能够以最坏情况温度要求的2倍的平均频率运行。安全模式模块消耗0.56μW的平均功率,并且具有3%的面积开销。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号