首页> 外文会议>IEEE International Conference on Application-specific Systems, Architectures, and Processors >A Simple Central Processing Unit with Multi-Dimensional Logarithmic Number System Extensions
【24h】

A Simple Central Processing Unit with Multi-Dimensional Logarithmic Number System Extensions

机译:具有多维对数数系统扩展的简单中央处理单元

获取原文

摘要

In this paper, a simple CPU with MDLNS extensions is presented. The logarithmic characteristic of MDLNS makes it perfectly suitable in multiplication intensive algorithms. The CPU takes advantage of a straight forward architecture which greatly simplifies the implementation for examining the MDLNS in many DSP applications. To maintain design simplicity, only 2-digit 2DLNS (2 bases) representations and operations have been considered. As an practical application of CPU, an assembly program is written to implement a simple filter-bank based on a 2DLNS processing architecture. This implementation demonstrates the efficiency and efficacy of 2DLNS CPU in real applications.
机译:在本文中,呈现了一个具有MDLNS扩展的简单CPU。 MDLNS的对数特性使其完全适合于乘法强化算法。 CPU利用直接向前的架构,这极大地简化了在许多DSP应用中检查MDLNS的实现。为了维护设计简单,已考虑只有2位2DLNS(2个基础)表示和操作。作为CPU的实际应用,写入组装程序以基于2DLNS处理架构实现简单的滤波器库。该实施实施了2DLNS CPU在真实应用中的效率和功效。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号