Implement Based on FPGA of Bit Error Rate Tester

摘要

The Bit Error Rate Tester (BERT) is capable of meeting the most stringent error performance requirements of digital transmission facilities. In this paper, a viable way is brought forward to design a BERT with FPGA and MCU.