Planar High Performance Ring Generators

摘要

The paper presents enhanced architectures of pseudorandom test pattern generators and on-chip test data decompressors based on ring generators. The new structures are aimed at improving their layout and routing properties while at the same time reducing propagation delays introduced by associated phase shifters.