首页> 外文会议>IEEE VLSI Test Symposium >Efficient ATPG for design validation based on partitioned state exploration histories
【24h】

Efficient ATPG for design validation based on partitioned state exploration histories

机译:基于分区型勘探历史的设计验证有效ATPG

获取原文

摘要

This paper introduces a new concept of state partitioning and state/transition exploration histories to generate test stimulus for the purpose of design validation. With our new state partitioning, during vector generation, state and transition exploration histories for each state group are maintained by dynamically constructing partial state transition graphs (STGs) for all state groups. By limiting a maximum size any state group can be, maintaining the complete state and transition exploration histories for each state group is feasible even for very large sequential circuits. While such histories are being collected, test vectors are generated using extracted spectral information from existing tests and genetic algorithm (GA) is used to explore new scenarios that are not in the histories. Experiments showed that much higher design error coverages together with smaller test sets are achieved with very short execution times.
机译:本文介绍了国家分区和状态/转换探索历史的新概念,以为设计验证而生成测试刺激。利用我们的新状态划分,在向量生成期间,通过为所有状态组动态构建部分状态转换图(STG)来维护每个状态组的状态和转换探索历史。通过限制最大大小,任何州组都可以,维护每个状态组的完整状态和转换探索历史,即使对于非常大的顺序电路,也可以是可行的。虽然正在收集这些历史,但是使用来自现有测试的提取的光谱信息生成测试向量,并且使用遗传算法(GA)来探索不在历史中的新方案。实验表明,通过非常短的执行时间实现了更高的设计误差覆盖以及较小的测试集。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号