首页> 外文会议>IEEE Symposium on Field-Programmable Custom Computing Machines >Hardware-in-the-Loop Evolution of a 3-bit Multiplier
【24h】

Hardware-in-the-Loop Evolution of a 3-bit Multiplier

机译:三位乘法器的硬件循环演变

获取原文

摘要

Field Programmable Gate Arrays (FPGAs) have a number of advantages which make them particularly suitable for space applications. While operating on a spacecraft, FPGAs are susceptible to different kinds of failures. Since it is virtually impossible to replace spacecraft components in-situ, there is a clear opportunity for fault-tolerant FPGA circuits. Evolutionary algorithm (EA) methods hold promise in their ability to search across the space of FPGA configurations for those that can function in the presence of certain types of faults. EAs are search algorithms that coarsely model Darwinian evolution and genetics to find solutions to optimization and design problems. Real-time fault repair first became possible with the introduction of SRAM-based FPGA devices. In SRAM-based chips the number of programming cycles is unlimited. Therefore it becomes possible to restore the functionality through the repair of the compromised FPGA, a property which our algorithm explores. Some of the main tasks space vehicles perform commonly involve Digital Signal Processing. Our motivation for evolving a multiplier circuit sterns from its importance in DSP applications. Other groups in the evolvable hardware community have also recognized the importance of FIR filters and multipliers. Despite the large amount of research conducted in the field of fault tolerance and fault repair, only a few groups have studied evolution performed in physical hardware. Evolving circuits in physical hardware is a crucial step for testing fault-repair algorithms. In our project, we focused on evolving a 3×3-bit multiplier from scratch. On an actual mission, our method would assume a dual-redundant FPGA system whereby the faulty FPGA undergoes evolution to recover its functionality while the redundant FPGA maintains proper functionality during evolution on the faulty FPGA. Thus after a fault is detected, redundancy is lost for a short period of time and then restored.
机译:现场可编程门阵列(FPGA)具有许多优点,使其特别适用于空间应用。在宇宙飞船上运行时,FPGA易受不同类型的故障影响。由于几乎不可能更换航天器组件原位,因此有足够容错FPGA电路的清晰机会。进化算法(EA)方法在他们在存在某些类型的故障的情况下可以在FPGA配置中搜索的能力中的能力保持承诺。 EAS是搜索算法,粗略地模拟达尔文进化和遗传学,以找到优化和设计问题的解决方案。随着基于SRAM的FPGA器件的引入,首次成为可能的实时故障修复。在基于SRAM的芯片中,编程周期的数量是无限的。因此,可以通过修复受损的FPGA,这是我们算法探讨的属性来恢复功能。一些主要任务空间车辆常用于数字信号处理。我们从DSP应用中的重要性发展乘法器船尾的动机。无法发展的硬件社区中的其他组也认识到FIR滤波器和乘法器的重要性。尽管在容错和故障修复领域进行了大量研究,但只有几组在物理硬件中进行的演进。物理硬件中的不断变化的电路是测试故障修复算法的重要步骤。在我们的项目中,我们专注于从头开始发展3×3位乘数。在实际任务上,我们的方法将假设双冗余FPGA系统,其中故障FPGA经历演变以恢复其功能,而冗余FPGA在出现故障的FPGA期间保持正常功能。因此,在检测到故障后,冗余在短时间内丢失,然后恢复。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号