High linearity CMOS differential difference current conveyor (DDCC)

摘要

In this paper, a high linearity CMOS configuration for differential difference current conveyor (DDCC) is presented which is made up of high linearity input and output stages. Design tradeoffs are examined and computer simulation results using PSPICE are used to verify predictions.