Object oriented hardware synthesis and verification

摘要

The synthesis of hardware from object oriented specifications is presented. Our approach utilizes the e language that has been proven to be highly efficient for the verification of hardware. The e language is similar to Java and provides additional constructs for specification and verification of hardware. We describe an automated design flow for the synthesis of object oriented descriptions that tightly integrates simulation based verification. The usability of our approach is demonstrated by real-world examples.