首页> 外文会议>Electronic Components Technology Conference >LOC tape design for protecting integrated circuit pattern from damage due to a dicing saw blade
【24h】

LOC tape design for protecting integrated circuit pattern from damage due to a dicing saw blade

机译:LOC磁带设计,用于保护由于切割锯片引起的损坏的集成电路图案

获取原文

摘要

In general, the scribing position of a dicing saw blade is close to the IC (integrated circuit) device because the mounting density of the separated IC device (i.e. productibility or yield) increases by the reduced dimension of the scribe regions. So, the IC patterns are not free from mechanical damage due to the dicing saw blade. In the present study, in order to protect the IC patterns from the impact due to the dicing saw blade, the pattern layers on the scribe regions of a semiconductor wafer are selectively removed and so, the bare silicon surface is exposed therein. The scribe regions (where the layers are absent) are then replaced by polyimide prior to the wafer dicing process. Since the polyimide film has a considerably larger adhesion strength with the silicon surface, compared with other pattern layers or plastic-encapsulants, it effectively absorbs the force of the impact of the saw blade.
机译:通常,切割锯片的划线位置靠近IC(集成电路)装置,因为分离的IC器件的安装密度(即,高成本或产量)的安装密度随着划线区域的减小的尺寸而增加。因此,由于切割锯片,IC图案不会没有机械损坏。在本研究中,为了保护由于切割锯片引起的撞击造成的撞击,在半导体晶片的划线区域上的图案层被选择性地去除,因此,裸硅表面暴露在其中。然后在晶片切割过程之前由聚酰亚胺代替划线区域(其中不存在的地方)。由于聚酰亚胺膜与硅表面具有相当大的粘合强度,与其他图案层或塑料包封剂相比,它有效地吸收锯片的冲击力。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号