首页> 外文会议>International Workshop on Cryptographic Hardware and Embedded Systems >Light-Weight Instruction Set Extensions for Bit-Sliced Cryptography
【24h】

Light-Weight Instruction Set Extensions for Bit-Sliced Cryptography

机译:用于位切片加密的轻量级指令集扩展

获取原文

摘要

Bit-slicing is a non-conventional implementation technique for cryptographic software where an n-bit processor is considered as a collection of n 1-bit execution units operating in SIMD mode. Particularly when implementing symmetric ciphers, the bit-slicing approach has several advantages over more conventional alternatives: it often allows one to reduce memory footprint by eliminating large look-up tables, and it permits more predictable performance characteristics that can foil time based side-channel attacks. Both features are attractive for mobile and embedded processors, but the performance overhead that results from bit-sliced implementation often represents a significant disadvantage. In this paper we describe a set of light-weight Instruction Set Extensions (ISEs) that can improve said performance while retaining all advantages of bit-sliced implementation. Contrary to other crypto-ISE, our design is generic and allows for a high degree of algorithm agility: we demonstrate applicability to several well-known cryptographic primitives including four block ciphers (DES, Serpent, AES, and PRESENT), a hash function (SHA-1), as well as multiplication of ternary polynomials.
机译:位切片是用于加密软件的非传统实现技术,其中N比特处理器被认为是在SIMD模式下操作的N 1位执行单元的集合。特别是在实现对称密码时,比特切片方法在更传统的替代方案上具有若干优点:它通常允许通过消除大查找表来减少内存占用,并且它允许更可预测的性能特性可以粘贴基于时间的侧通道攻击。这两种功能对于移动和嵌入式处理器具有吸引力,但是由位切片实现产生的性能开销通常代表着显着的缺点。在本文中,我们描述了一组轻量级指令集扩展(ISE),可以在保持比特切片实现的所有优点的同时提高所述性能。与其他加密ISE相反,我们的设计是通用的,允许高度的算法敏捷性:我们向几个众所周知的加密基元证明了包括四个块密码(DES,Serpent,AES和现在)的众所周知的加密基元,散列函数( SHA-1),以及三元多项式的乘法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号