The paper introduces the design principle of a highly stable digital phase locked loop used in an SDH equipment clock (SEC), and the chief test results obtained in our lab are reported. The test results show that the digital phase locked loop has the excellent performance to track the reference frequency.
展开▼
