首页> 外文会议>Vehicular Technology Conference >An Accurate and Compact Rayleigh and Rician Fading Channel Simulator
【24h】

An Accurate and Compact Rayleigh and Rician Fading Channel Simulator

机译:准确且紧凑的瑞利和瑞典衰落通道模拟器

获取原文

摘要

A stochastic sum-of-sinusoids based simulation model is proposed for Rayleigh and Rician fading channels. The time-averaged statistical properties of the new model have been significantly improved compared to existing models. Verification of the proposed fading simulator is carried out by comparing its measured statistical properties with the properties of the ideal reference models. The simulator utilizes a time-overlapped implementation strategy to provide a compact design suitable for multiple antenna simulators. An implementation of the resulting Rician fading simulator on a Xilinx Virtex-II Pro XC2VP100-6 FPGA uses only 2% of the configurable slices, 1% of the dedicated multipliers, and 2% of the on-chip block memories while generating 201 million 2×16-bit complex-valued fading samples per second. The scalable design of the fading channel simulator enables a straightforward implementation of multiple antenna channels and different diversity schemes.
机译:为瑞利和瑞典衰落通道提出了一种基于型模拟模型的基于型模拟模型。与现有模型相比,新模型的时间平均统计特性得到了显着改善。通过将其测量的统计特性与理想参考模型的性质进行比较来进行所提出的衰落模拟器的验证。模拟器利用时间重叠的实现策略来提供适用于多个天线模拟器的紧凑设计。 Xilinx Virtex-II Pro XC2VP100-6 FPGA上产生的RICian衰落模拟器的实施仅使用2%的可配置切片,1%的专用乘法器,以及2%的片上块存储器,同时产生20100万2 ×16位复数值每秒褪色样品。衰减通道模拟器的可扩展设计使得能够直接实现多个天线通道和不同的分集方案。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号