首页> 外文会议>IEEE International Symposium on Multiple-Valued Logic >Residue arithmetic circuits based on the signed-digit multiple-valued arithmetic circuits
【24h】

Residue arithmetic circuits based on the signed-digit multiple-valued arithmetic circuits

机译:基于符号数字多值算术电路的残留算术电路

获取原文
获取外文期刊封面目录资料

摘要

Multiple-valued residue arithmetic circuits using integers 4/sup p/ and 4/sup p//spl plusmn/1 as moduli of residue number system (RNS) are presented. Conventional residue arithmetic circuits have been designed using binary number arithmetic system, but the carry propagation arises which limits the speed of arithmetic operations in residue modules. In this paper, a radix-4 signed-digit (SD) number system is introduced, and the compact SD adder based on the multiple-valued current-mode circuits is applied for the implementation of high-speed and compact residue arithmetic circuits. The modulo m addition, m=4/sup p/ or m=4/sup p//spl plusmn/1, can be performed by an SD adder or an end-around-carry SD adder with the multiple-valued circuits and the addition time was independent of the word length of operands. Modulo m multiplier can be compactly constructed using a binary modulo m SD adder tree based on the multiple-valued addition circuits, and the modulo m multiplication can be performed in a time proportional to log/sub 2/p.
机译:呈现了使用整数4 / sup p / sup p // spl prucmn / 1作为残留号系统(Rns)的模数的多值残留算术电路。传统的残留算术电路已经使用二进制数算术系统设计,但是出现了携带传播,其限制了残留模块中的算术运算速度。在本文中,引入了基数-4签名的数字(SD)编号系统,并且基于多值电流模式电路的紧凑SD加法器用于实现高速和紧凑型算术电路。 Modulo M添加,m = 4 / sup p /或m = 4 / sup p // spl plusmn / 1,可以由SD加法器或与多值电路的端环携带SD加法器执行添加时间与操作数的单词长度无关。模型M乘法器可以使用基于多值添加电路的二进制模数M SD加法器树紧凑地构造,并且可以以与日志/亚2 / p成比例的时间执行模数M乘法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号