首页> 外文会议>IEEE International Symposium on Multiple-Valued Logic >Development of InGaAs-based multiple-junction surface tunnel transistors for multiple-valued logic circuits
【24h】

Development of InGaAs-based multiple-junction surface tunnel transistors for multiple-valued logic circuits

机译:用于多值逻辑电路的InGaAs的多结表面隧道晶体管的研制

获取原文

摘要

Multiple negative-differential-resistance (NDR) characteristics (up to six NDRs) are demonstrated by fabricating multiple-junction surface tunnel transistors (MJ-STTs) using an InGaAs material system. The tunneling current density is 500 times larger than that for a GaAs-based MJ-STT as well as higher peak-to-valley ratios (about 5). As an application of MJ-STTs for binary and multiple-valued logic, a programmable NAND/NOR logic circuit and a three-valued inverter circuit are implemented monolithically. Proper circuit operations of these circuits are confirmed using an oscillatory supply voltage.
机译:通过使用InGaAs材料系统制造多结表面隧道晶体管(MJ-StTS)来证明多个负差分电阻(NDR)特性(最多六个NDR)。隧道电流密度比基于GaAs的MJ-STT以及更高的峰 - 谷比率(约5)大的500倍。作为二进制和多值逻辑的MJ-Stts的应用,可编程NAND / NOR逻辑电路和三值逆变电路是单一的整体实施的。使用振荡电源电压确认这些电路的适当电路操作。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号