首页> 外文会议>IEEE frequency control symposium >Sensitivity of fast settling PLLs to differential loop filter component variations
【24h】

Sensitivity of fast settling PLLs to differential loop filter component variations

机译:快速沉降PLL对差分环路滤波器分量变化的敏感性

获取原文

摘要

An operational amplifier configured as a combined differential amplifier and integrator may exhibit a transient response which can be catastrophic to a phase-locked loop (PLL) intended for fast phase settling. A practical mathematical model for the loop filter is derived, and corresponding effects are shown in a frequency synthesizer by means of computer simulation and empirical data. Phase settling is shown to be sensitive to small variations in the loop filter components, well within the device tolerances.
机译:配置为组合的差分放大器和积分器的运算放大器可以表现出瞬态响应,该瞬态响应可以是争取用于快速相位沉降的锁相环(PLL)灾难。导出用于环路滤波器的实际数学模型,并且通过计算机模拟和经验数据在频率合成器中示出了相应的效果。相位沉降显示对环路滤波器组件的小变化敏感,良好的装置公差。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号