首页> 外文会议>IEEE Instrumentation and Measurement Technology Conference >Multi-stage IIR decimation filter design technique for high resolution sigma-delta A/D converters
【24h】

Multi-stage IIR decimation filter design technique for high resolution sigma-delta A/D converters

机译:高分辨率Sigma-Delta A / D转换器的多级IIR抽取滤波器设计技术

获取原文

摘要

The authors present a design technique for a multistage halfband filter with infinite-impulse-response (IIR) structure to enhance the effective resolution of oversampling analog-to-digital (A/D) converters. A series of six cascaded IIR filters is implemented to obtain more than 18-b of effective resolution for a digital signal with 12-b resolution from the DSP56ADC16 converter. Since this proposed structure is flexible, the number of stages in the decimation process can be adjusted to fit the needs of a specific application. By taking advantages of the oversampling methodology, more than 120 dB of SNR can be theoretically achieved. The analysis of the proposed method and experimental comparison with previously presented structures are included.
机译:作者提出了一种具有无限脉冲响应(IIR)结构的多级半频段滤波器的设计技术,以增强过采样模数转换器的有效分辨率。实现了一系列六个级联的IIR滤波器,以获得来自DSP56ADC16转换器的12-B分辨率的数字信号的18-B有效分辨率。由于这种提出的结构是灵活的,因此可以调整抽取过程中的阶段数以适应特定应用的需要。通过采取过采样方法的优势,可以理论地实现超过120 dB的SNR。包括提出的方法和与先前呈现的结构的实验比较分析。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号