首页> 外文会议>IEEE Symposium on VLSI Technology >Ferroelectric Switching Delay as Cause of Negative Capacitance and the Implications to NCFETs
【24h】

Ferroelectric Switching Delay as Cause of Negative Capacitance and the Implications to NCFETs

机译:铁电开关延迟作为负电容的原因及其对NCFET的影响

获取原文

摘要

We report on measurements and modeling of FE HfZrO/SiO2 Ferroelectric-Dielectric (FE-DE) FETs which indicate that phenomena attributed to Negative Capacitance can be explained by a delayed response of ferroelectric domain switching. No traversal of the stabilized negative capacitance branch is required. Modeling is used to correlate the hysteretic properties of the ferroelectric material to the measured transient and subthreshold slope (SS) behavior. It is found that steep SS can be understood as a transient phenomenon, present only when significant polarization changes occur. The technological implications of this finding are investigated, and it is found that NCFETs are most likely not suitable for high-performance CMOS logic, due to voltage, frequency, and voltage polarity limitations.
机译:我们报告有关FE HfZrO / SiO的测量和建模 2 铁电介质(FE-DE)FET表示归因于负电容的现象可以通过铁电域切换的延迟响应来解释。不需要遍历稳定的负电容分支。使用建模将铁电材料的磁滞特性与测得的瞬态和亚阈值斜率(SS)行为相关联。发现陡峭的SS可以理解为一种瞬态现象,仅在发生明显的极化变化时才出现。对这一发现的技术含义进行了研究,发现由于电压,频率和电压极性的限制,NCFET最有可能不适用于高性能CMOS逻辑。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号