首页> 外文会议>IEEE Workshop on Signal Processing Systems >Signal processing techniques for reliability improvement of sub-20NM NAND flash memory
【24h】

Signal processing techniques for reliability improvement of sub-20NM NAND flash memory

机译:用于提高20NM以下NAND闪存可靠性的信号处理技术

获取原文

摘要

The capacity of NAND flash memory has been continuously increased by adopting process technology scaling and multi-level cell (MLC) data coding. However, the reliability of stored data becomes a very important issue because the scaled feature size lowers the number of electrons at each floating-gate while increasing the cell-to-cell interference. In this paper, we review recent advances in signal processing techniques for reliability improvement of sub-20 nm NAND flash memory, which includes estimation of the threshold voltage distribution, cell-to-cell interference cancellation, and optimal multi-level memory sensing. We also present experimental results for the explained signal processing algorithms. Especially, we demonstrate the reliability improvement when combining all these techniaues.
机译:通过采用制程技术缩放和多层单元(MLC)数据编码,NAND闪存的容量一直在不断增加。但是,存储数据的可靠性成为一个非常重要的问题,因为按比例缩放的特征尺寸会降低每个浮栅处的电子数量,同时会增加单元间干扰。在本文中,我们回顾了用于提高20纳米以下NAND闪存可靠性的信号处理技术的最新进展,其中包括阈值电压分布的估计,单元间干扰消除以及最佳的多级存储器感测。我们还介绍了解释的信号处理算法的实验结果。特别是,当结合所有这些技术时,我们证明了可靠性的提高。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号