Hardware check of arithmetic devices with abridged execution ofoperations

摘要

The authors propose the checking by a module method of themultiplier in a high-performance floating-point arithmetic device. Thisprocess of checking defines the common approach to the modular checkingof arithmetic devices with abridged execution of operations. The processconsists of a checking code of the rounded result formed by the checkingcodes of the operands and its parts