首页> 外文会议>Electronic Packaging Technology Conference, 1997. Proceedings of the 1997 1st >Challenges and opportunities in packaging technology as ICs movetoward deep sub-micron
【24h】

Challenges and opportunities in packaging technology as ICs movetoward deep sub-micron

机译:随着集成电路的发展,封装技术面临的挑战和机遇朝深亚微米

获取原文

摘要

Summary form only given. As ICs move towards deep sub-μmtechnology, over one hundred million transistors can be produced on asingle die. The challenge is how best to use these transistors incircuits and systems, as several new challenges are created by deepsub-μm technology. This article offers solutions to these challengeswith the key focus on integration. The discussion includes integrationof high Q inductors with RF chips using flip-chip assembly technologycombined with a high resistivity Si substrate and embedded high Qinductors, the use of chip-on-chip assembly to achieve memory and logicintegration, the use of embedded passives for simpler mixed signalcircuit design and mixed signal/mixed chip technology integration, andcombined flip-chip and high density substrate interconnection to supportIC I/O counts as high as 1024. The article also looks at manufacturingplatforms to achieve the degree of integration which is hard to achievewith single chip integration. The on-chip electrical environment ispreserved, and off-chip barriers are removed. The platforms includeflip-chip, high density interconnect Si substrates, embedded high Qpassives and flexible ball grid array packages, and are designed for lowcost/high volume manufacturing. The modules can be multiple chips withinterconnect only, multiple chips integrated with embedded passives orsingle chip integrated with passives, but the final module acts like asingle chip electrically. This set of platforms has been dubbedmicrosystems integration technology
机译:仅提供摘要表格。随着IC向深亚微米方向发展 技术上,一个晶体管可以生产超过一亿个晶体管 单死。面临的挑战是如何最好地在晶体管中使用这些晶体管。 电路和系统,深层次的挑战带来了几个新的挑战 亚微米技术。本文提供了应对这些挑战的解决方案 重点放在整合上。讨论包括整合 使用倒装芯片组装技术的带有RF芯片的高Q电感器 结合高电阻率的Si衬底和嵌入式高Q 电感器,使用芯片上芯片组装来实现存储器和逻辑 集成,使用嵌入式无源元件获得更简单的混合信号 电路设计和混合信号/混合芯片技术集成,以及 结合了倒装芯片和高密度基板互连以支持 IC I / O数量高达1024。本文还着眼于制造 平台达到难以实现的集成度 与单芯片集成。片上电气环境是 保留,并去除芯片外的障碍。该平台包括 倒装芯片,高密度互连Si衬底,嵌入式高Q 无源和柔性球栅阵列封装,专为低功耗而设计 成本/大批量生产。模块可以是多个芯片 仅互连,将多个芯片与嵌入式无源器件集成在一起,或者 单芯片与无源器件集成在一起,但最终模块的作用类似于 电单芯片。这套平台已被冠以 微系统集成技术

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号