首页> 外文会议>SOI-3D-Subthreshold Microelectronics Technology Unified Conference >Digital Frequency Multiplier for LO Generation using 22nm FDSOI
【24h】

Digital Frequency Multiplier for LO Generation using 22nm FDSOI

机译:使用22nm FDSOI产生LO的数字倍频器

获取原文
获取外文期刊封面目录资料

摘要

This paper presents an innovative approach, using GLOBALFOUNDRIES 22nm FDSOI technology, a Digital Frequency Multiplication technique that can be used to generate Local Oscillator signal in TDD systems radios - Wireless LAN as an example. Current WLAN radios use frequency multiplication, using mixers and transformers, and division using dividers, to plan VCO and Local Oscillator frequencies that are not harmonically related to actual transmit frequencies in order to facilitate integration of on-chip Power Amplifiers. The system designed in this paper uses Delay Locked Loop with a completely digital calibration mechanism without any charge pumps or filters. The circuit employs a unique delay cell, with back gates, designed in 22nm FDSOI technology for calibration. The overall solution is competitive, it consumes 5.5mW in power and takes 0.075mm^2 in die size for Wireless LAN MIMO radios.
机译:本文提出了一种创新方法,该方法使用GLOBALFOUNDRIES 22nm FDSOI技术(一种数字倍频技术),可用于在TDD系统无线电中生成本地振荡器信号-以无线LAN为例。当前的WLAN无线电使用混频器和变压器进行倍频,并使用分频器进行分频,以规划与实际发射频率没有谐波相关的VCO和本地振荡器频率,以便于片上功率放大器的集成。本文设计的系统使用具有完全数字校准机制的延迟锁定环,无需任何电荷泵或滤波器。该电路采用独特的延迟单元和背栅,该延迟单元采用22nm FDSOI技术设计用于校准。总体解决方案具有竞争力,其功耗为5.5mW,无线LAN MIMO无线电的芯片尺寸为0.075mm ^ 2。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号