A 10-bit 200MS/s Pipelined analog to digital converter (ADC) is realized using operational amplifier (op-amp) and capacitor sharing. A novel loading-balanced architecture is proposed to equal the capacitor load of the two adjacent stages which sharing one amplifier and reduce the load capacitor. Low power consumption is achieved by using loading-balanced architecture. The ADC is implemented in TSMC 0.18 μm 1P6M CMOS process. The supply voltage is 1.8V. The simulation results show 57.7dB SNDR and 61.13dB SFDR with a 98 MHz input operating at a 200 MS/s sampling rate. The area is 1.2 mm × 1.2 mm.
展开▼
